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I. INTRODUCTION
A S THE bandwidth demand of computer and digital communications components continues to grow, high-speed serial I/O links are replacing traditional parallel buses. Operating at speeds of up to 5 Gb/s, such high-speed I/O circuits are already found in packet switches, circuit switches, and processor-memory interconnects. Hundreds of these high-speed I/Os have been successfully integrated on a single chip enabling monolithic switches with aggregate I/O bandwidths as high as 1 Tb/s [1] . By increasing the bandwidth per package pin and connector pin, high-speed I/Os reduce the system size and cost per unit bandwidth and meet the demand for higher bandwidth computer and communication systems. Fig. 1 shows a high-level diagram of a high-speed serial I/O consisting of a serializing transmitter, a channel, and a deserializing receiver. To operate with a bit period that is small compared to the time-of-flight over the channel, high-speed I/O circuits are typically terminated with a matched impedance at either or both ends to achieve incident-wave signaling and recover the clock phase from the data arriving at the receiver. With such an approach, many bits can be wave-pipelined on the line-with several bits in flight at once. The bit period of such a system is limited by three factors as illustrated by the abstract eye diagram of Fig. 2 . The bit period must be at least the sum of the rise time , the receiver aperture time and the peak-to-peak timing uncertainty or noise [2] . Notice that represents all timing uncertainties in the system. In most systems, is a dominant factor limiting bit rate.
A major timing noise contributor in high-speed I/O systems is the clock multiplier, which takes a low frequency (e.g., 125 MHz) and, in most cases, accurate (low jitter), reference clock and synthesizes a high-frequency (e.g., 2 GHz) timing reference for the bit stream. Any jitter in the output of the clock multiplier adds directly to . In conventional systems, the clock multiplier is typically implemented as a phase-locked loop (PLL) or using delay-locked loop (DLL) frequency synthesis.
PLLs are attractive for use as clock multipliers because they provide a simple means of frequency multiplication and can support a programmable multiplication rate. Unfortunately, given an identical noise environment and circuit components, a PLL has higher jitter than a DLL due to phase noise accumulation [3] . A step variation in the ring oscillator delay causes a constant offset in a DLL. In a PLL, however, the offset is integrated over many (ten or more) cycles until the loop filter can respond, resulting in a peak phase error considerably larger (typically three to four times) than the original phase variation. For an expanded comparison analysis of PLL and DLL jitter performance refer to [3] and [9] . This factor is especially important when one intends to integrate a large number of I/Os with other digital processing components, where a significant amount of power supply and substrate noise is present.
The above consideration has motivated the use of DLLs for frequency synthesis [6] , [7] . Fig. 3 shows one possible scheme [7] . The equally spaced phases of the reference clock are processed through an edge-combining logic to produce a higher frequency clock. An example of a simple frequency doubler is also shown in Fig. 3 . Besides no jitter accumulation, a DLL is mostly a single-pole system, does not rely on a high loop bandwidth to correct for jitter and exhibits negligible jitter peaking. However, the architecture as shown in Fig. 3 suffers from two major drawbacks. First, any mismatch in the delay element or the edgecombining logic translates directly into duty cycle error and fixed-pattern jitter. Second, a programmable clock multiplication ratio is difficult with this architecture.
To overcome the difficulties of previous PLL and DLL clock multipliers, we have developed a multiplying delay-locked loop (MDLL) clock multiplier. This circuit accepts an input clock and generates a phase-locked output clock at a multiple of the input clock frequency. As with a DLL, each rising edge of the input clock zeros the phase error of the loop. Hence this circuit combines the low phase noise of a DLL with the clock multiplication ability of a PLL. Because the same delay elements generate each edge of the output clock in an MDLL, the fixed-pattern jitter due to device mismatch in a conventional DLL frequency synthesizer is eliminated.
The basic idea of the frequency multiplying DLL is shown in Fig. 4 . Each rising edge of the input clock, rclk, enters an inverting delay element via a multiplexer. After each edge passes, the multiplexer switches to select the output of the delay el- ement, connecting it as a ring oscillator. After passing rising edges in this configuration (and the preceding falling edges), the multiplexer switches back to route the next rising edge on rclk into the delay element. When this edge arrives, it is compared to the rising edge on bclk and the delay element control voltage, , is adjusted to align the two edges. Once the loop is locked, pulses are generated on bclk for each input pulse on rclk and the rising edge of each th output pulse is aligned with the rising edge of each input pulse.
The advantages of the MDLL stem directly from this basic design. Each rising edge of rclk zeros the phase error of the output bclk. Thus, there is no phase error accumulation. Because a single delay element is used to generate the edges of bclk, there is no fixed pattern jitter due to device mismatch. Also, the multiplication rate is easily programmable by changing the number of cycles of bclk that are recirculated before switching the multiplexer.
The basic design of the MDLL also leads to two issues that require careful attention. First, the input rclk must be kept very clean since any jitter on this signal will be passed directly to the output and will all appear during a single cycle. This is not a serious issue as inexpensive crystal oscillators have sufficiently low jitter for this application. Second, any mismatch in the phase of bclk and rclk will result in fixed-pattern jitter that occurs on every th bclk edge. Reducing this fixed pattern jitter to acceptable levels requires a novel phase comparator design and careful attention to the design of the selection and multiplexing circuits.
The remainder of this paper describes the design and evaluation of our MDLL in more detail. Section II describes the overall architecture of the MDLL. Circuit details, including the design of the phase comparator, are described in Section III. Experimental results are presented in Section IV.
II. MULTIPLYING DLL ARCHITECTURE
The multiplying DLL (MDLL) architecture, shown in Fig. 5 , provides the programmable clock multiplication without the associated jitter accumulation of a PLL and without the fixed pattern jitter due to device mismatch of a DLL frequency synthesizer [4] . The MDLL consists of a three-stage differential inverter DLL whose delay is controlled by adjusting its power supply voltage using a voltage regulator. The MDLL output is fed back to its input through a multiplexer. The differential 2 : 1 multiplexer selects between the clean reference clock rclk, when the sel is asserted by select logic, and the DLL output bclk, when sel signal is deasserted. The front-end clock buffer level converts the input PECL clock to match the DLL internal signal levels and transition times. A phase detector is used to align the edge of rclk to the corresponding edge of bclk when multiplexing hap- pens. A divide-by-counter, with adjustable divide ratio, provides a programmable multiplication ratio for the MDLL. When the DLL loop is closed through the multiplexer, a ring oscillator is formed that oscillates with a period twice that of the delay around the DLL loop composed of the inverters and multiplexer generating the high-speed bit clock, bclk. The divide-by-counter divides down the bclk signal to generate a pulse, last, every cycles of the bclk. The last signal triggers the select logic that switches the multiplexer input to pass a clean reference clock edge, rclk. This function resets the ring oscillator phase to the phase of the clean rclk edge removing any accumulated jitter over the past cycles. Therefore, the maximum number of cycles that the ring oscillator accumulates jitter is limited to . In contrast, a PLL typically accumulates jitter over at least 10 cycles-until its loop filter can act to correct the error.
Any mismatch between the swing levels, transition times, and timing alignment of the rclk edge to the corresponding bclk edge of the DLL stages results in signal distortion during clock multiplexing which leads to deterministic jitter in final multiplied clock. Therefore, the design of the clock buffer and phase detector circuits is very critical for the MDLL performance. A similar idea is used in [2] ; however, lack of attention in its circuit implementation to the factors above makes its performance suitable only for much lower-frequency applications even in faster processes. Fig. 6 shows the detailed timing diagram of the MDLL for two cases when the closed oscillation frequency is more than (during startup) and equal to (after settling) times that of the reference clock. At circuit startup, the DLL control voltage is pulled high, setting the line delay to its minimum and the ring frequency to its maximum. As a result, the bclk completes its cycles considerably before the following rising edge of rclk. At the th rising transition of bclk, the divide-by-counter asserts the last signal, which in turn activates the select logic. The select logic asserts the sel signal at the following falling transition of bclk, switching the multiplexer to its rclk input. During this period the DLL stops oscillation and the multiplexer continues to select rclk. The phase detector, which is also enabled by the sel pulse high, compares the corresponding rising edge of the bclk with that of rclk and applies a correction pulse, proportional to the phase difference between the two clock edges , to a charge pump circuit that moves the loop control voltage and thus the DLL delay toward smaller phase error. Finally, the select logic deasserts sel at the rising edge of rclk which restarts the ring oscillator-with its phase reset to the phase of rclk. This correction loop is repeated till the phase error is zero and the MDLL is locked. After the loop is locked, any phase offset in the phase detector and charge pump circuits directly shows up as cycle-to-cycle jitter on MDLL output when rclk is muxed in. Therefore, the phase offset in the phase detector and charge pump must be minimized or cancelled.
The MDLL open loop has one pole at the output of the charge pump , and one pole at the regulated voltage node due to the large bypass capacitor . Considering that the voltage buffer is a unity gain buffer, The open loop transfer function is (1) where is the chargepump gain, is the DLL gain, is the multiplication factor, and is the effective ac resistance at the regulated supply node. As can be seen from (1), unlike a PLL loop, the MDLL has only one pole at the origin and therefore does not require an extra zero to stabilize the feedback loop. To ensure the closed loop has acceptable phase margin, the unity gain crossover frequency of the open loop transfer function must be well below the second pole caused by the regulated supply capacitor. The worst case condition for stability is when the loop gain is highest, i.e., highest multiplication factor, highest DLL and chargepump gain. Maximum is equal to ten in this design, and maximum charge pump and DLL gain happens at maximum speed of 2 GHz and fast corners of the process. However, note that reduces at this corner, but it is a slower function of process corner and speed as the feedback in unity gain voltage buffer mainly controls the effective resistance at the node.
At maximum MDLL speed of operation and fastest corner of the process with 10, the loop parameters measured from simulations are 0.75 ns/V, 11 A/ns, 500 , 10 pF, and 40 pF, resulting in a worst case phase margin of 60 at a unity gain bandwidth of 1.5 MHz.
One advantage of our MDLL is that it captures lock to any frequency below its reset frequency. Therefore, as long as the MDLL is started at its maximum startup voltage and thus its maximum frequency, there is no need for a frequency acquisition loop. Another advantage of this design is that it exactly aligns the phase of the output bclk signal to the phase of the input rclk signal-because the phase detector operates directly on these two signals. In contrast, conventional PLL implementations compare the phase of the reference clock with the output of the divider and hence do not precisely align the input phase with the output phase. A drawback of the MDLL architecture is that in a rare case of a missing rclk edge, there will be no output bclk for a rclk cycle, Fig. 6 , and the charge pump charges the loop control voltage down during this period. The control voltage drop may result in a low enough oscillation frequency that can make recovery impossible in the next cycle. This situation is avoided by adjusting the charge pump current low enough so that any control voltage reduction during a rclk period in this event is small enough, and the oscillation frequency is still within MDLL capture range. A lock detector is also implemented in the MDLL to reset the circuit in the rare event of multiple missing rclk edges. Fig. 7 shows the delay line schematic. The clock selection multiplexer is implemented with complementary transmission gates. The delay elements are simple CMOS inverters whose delay is varied through supply regulation. As the control voltage approaches the transistor threshold voltage, the gain and the supply sensitivity of the delay line increases significantly. To alleviate this problem, a secondary shunting inverter controlled by the binary programmable signal trimf is placed around the main inverter stage to prevent the control voltage from becoming excessively low at fast corner and low frequencies. The delay element is slower with trimf low than high. Cross-coupled inverters are inserted at each delay stage to suppress skew between complementary clock signals. 
III. CIRCUIT IMPLEMENTATION

A. Delay Line
B. Supply Regulator
The goals of the supply regulator are to provide enough driving capability to regulate the clock multiplier and to shield the clock multiplier from the supply noise while having a high bandwidth ( 300 MHz) to ensure the DLL stability. Shown in Fig. 8 , this design uses the same topology as well as stability compensation scheme as [5] . For high frequency supply noise beyond the loop bandwidth of the supply regulator, the output noise is mostly determined by capacitive feed through as well as sudden current surge due to instantaneous change in . To minimize these effects, a large bypass capacitor is placed at the output. Therefore, at lower frequencies a high power supply rejection ratio (PSRR) is provided by the supply regulator feedback loop, and at higher frequencies high PSRR is guaranteed by the large bypass capacitor. This design has a PSRR of at least 20 dB across the whole frequency spectrum, reducing the supply noise sensitivity of the delay line by at least 10 .
C. Level Converter
The supply regulated delay line produces clock signals that swing between ground and the control voltage. A level converter is inserted whenever a rail-to-rail clock signal is required. Fig. 9 shows the schematic of the level converter. The first current mirroring stage has positive supply sensitivity while the subsequent inverter stage has negative supply sensitivity. The fan out of the two stages can be adjusted so that the overall supply sensitivity is significantly less than either stage to minimize jitter [5] .
In addition, a level converter is also required at the reference clock input to convert the PECL level signal to the CMOS level under the regulated supply. Fig. 10 shows the schematic. The front-end RC network provides ac coupling and biases the input signal at the transistor threshold voltage. The preceding common-source amplifier uses cross-coupled negative resistance to boost gain. A current-mirroring amplifier to provide full CMOS levels follows this stage. All circuits are under the regulated supply to minimize supply noise sensitivity and provide proper signal levels for the delay line.
D. Select Logic
The timing of the select logic is critical at very high frequencies and can affect the MDLL jitter performance. If the select logic does not completely switch the mux input before the appropriate clock edge passes through the mux, the clock edge experiences a distortion that results in extra delay and therefore a phase error in that cycle. To avoid this condition, the sel signal should have fast transitions and be asserted immediately after the falling edge of the last bclk and deasserted immediately after the rising transition of rclk. Therefore, the dynamic CMOS gate shown in Fig. 11(a) is used to increase the speed and slew rate of the select logic. Note that sel is deasserted when both rclk and bclk go high. This is done to guarantee a minimum sel pulse width when the rclk rising edge advances the bclk rising edge following the bclk falling edge that asserted the sel pulse. Fig. 11(b) show acceptable and unacceptable cases of the select pulse, where the unacceptable select pulse is late with a large rising time, therefore distorting the following edge of bclk. Fig. 12 shows the block diagram of the combined phase detector and charge pump circuit. The phase detector is composed of two AND gates that are activated during the select pulse window. The AND gates take advantage of the available complementary clocks to generate a high output pulse whose width is equal to the phase lag (UP gate) or lead (DOWN gate) between rclk and the corresponding edge of bclk, Fig. 12 . Device mismatches and asymmetries in the phase detector and charge pump result in phase error in the multiplied clock, as discussed earlier.
E. Combined Phase Detector and Charge Pump
To minimize phase error, a combined phase detector and charge pump circuit performs the AND operations using series FETs to generate narrow current pulses as shown in Fig. 13 , [8] . Each 3-input AND gate is constructed by a stack of three NMOS devices that gate the source of an NMOS current source device in a current mirror. When all devices in the stack of three turn on, the NMOS current source pumps a fixed current ( or ) into the loop capacitor. This choice of AND gate implementation is to generate a narrow current pulse when the loop is locked, (as shown in Fig. 13 ) which minimizes the phase error caused by the charge pump current mirroring. This current pulse is significantly narrower than what is possible with a voltage signal that must charge and discharge parasitic capacitances.
Phase errors in the charge pump are also due to the channel length modulation of devices -, and size mismatch of all transistors in Fig. 13 , resulting in and current mismatch for zero input phase difference. The phase or timing error of the charge pump when locked is related to the current mismatch factor (i.e., for zero phase error) and the width of the current pulse . When the loop is locked and has settled, the up and down charges pumped into the loop capacitor are equal:
As shown by (2), there are two ways to reduce the phase or timing error of the combined phase comparator and charge pump: 1) reduce , the current mismatch in the charge pump and 2) using a very narrow current pulse (small ) that is achieved by the stacked NMOS AND gate. To reduce , the NMOS and PMOS pairs in the current mirror ( -) must have large area to reduce size mismatch and long channel length ( 2 m) to reduce the channel length modulation effect on output current when the voltage difference between the two sides of the charge pump ( and ) is large. Implementing the observations above and adjusting the device sizes for best performance, the phase comparator and charge pump combination shows simulated phase errors of less than 5 ps across process, voltage, and temperature.
The gate of the two NMOS devices ( and ) are biased at the output voltage of the charge pump through a large resistor to ensure the current source NMOS devices are always in saturation for different values of charge pump output ( ). This self-biasing scheme also causes the charge pump current to track the process, supply voltage, and temperature variations in the chip. For example, at high temperature and with weaker devices, the DLL requires a higher to maintain the correct frequency. Thus the gate bias voltages of the charge pump's weak NMOS devices are also higher to adjust their currents.
F. Clock Divider
The clock divider takes the multiplied clock and generates a pulse every cycles. This pulse is used by the select logic to mux in the fresh reference clock edge every cycles. The clock multiplication factor is programmable and can be 4, 5, 8, or 10. Fig. 14 shows the schematic of the clock divider. The divider is implemented as a divide-by-4 or -5 stage (low) and a divide by 2 stage (hi). The low stage is a free running thermometer counter that produces a pulse on low every four or five cycles depending on div5 being 0 or 1. The hi signal toggles on every low pulse. If div2 is 0, the low pulse passes to the output directly giving a divide-by-4 or -5 function. On the other hand, if div2 is 1, only every other low pulse is passed through, resulting in a divide-by-8 or -10 function.
To ensure correct functionality, the divider should be able to keep up with the VCO at all the times. The startup frequency of the VCO could be up to 4.5 GHz, thus requiring the divider to be able to operate at least that fast. This is achieved through careful logic and circuit design. As can be seen, there is a maximum of one gate between any two critical flops. It is important to note that the path from the hi flop to the last flop is a multicycle path. Also, both the low and hi counters are self-starting, enabling a faster design by avoiding the reset logic. This has the additional advantage of recovering from an illegal state without requiring a reset. Yet another advantage of the thermometer counter is that the last signal is automatically a pulse without requiring extra logic. Fig. 15 shows the complementary pass-gate logic (CPL) style used to implement the divider. CPL is a simple and yet very fast logic style because inversions required to implement logic functions can be avoided. This avoids additional inverter delays, which can be prohibitive at high frequencies. The flip-flop is implemented in a similar differential style with the logic merged directly into the flip-flop input. This further enhances speed by eliminating the final level restoring stage typical of most CPL gates. Instead, the cross-coupled inverters and in the master latch provide the required level conversion. 
IV. EXPERIMENTAL RESULTS
The jitter performance of the MDLL can only be observed via a serializer's transmitter output when the output data has an nonreturn to zero (NRZ) alternating 1 and 0 data pattern. An alternating 1 and 0 data pattern ensures that the resulting serializer transmitter output is free from intersymbol interference (ISI) that will manifest itself as deterministic jitter, obscuring the true random jitter performance of the MDLL. Care has been taken that the serializer transmitter output is properly terminated to avoid reflections that will corrupt the jitter readings.
The output clock of the MDLL passes through several more stages of buffering before it is used by the srializer's transmitter. Thus, the jitter performance data shown here should be slightly pessimistic. The quality of the external reference clock is also important in determining the quality of the MDLL. Low jitter crystal oscillators with 1 ps of RMS jitter were used. Fig. 16 shows the jitter performance of the MDLL when 8 is used in conjunction with a 250-MHz reference clock to produce a 2.0 GHz internal clock. The 1 random jitter of 1.62 ps is obtained after 25k waveform samples have been collected on an Agilent 86 100A oscilloscope. When the same measurement is performed on a 72 72 STS-1 grooming switch, the 1 random jitter increased to 1.73 ps due to higher switching noise on the power supply and through the substrate. Fig. 17 shows the spectrum of the serializer's transmitter output. Fig. 17(a) shows the low phase noise of the transmitted signal while Fig. 17(b) shows the 250 MHz reference clock spurs that are 37 dBm below the carrier frequency. The reference clock feedthrough is shown in Lower multiplication ratios mean that the accumulated jitter in the MDLL while in VCO mode is reset more frequently as compared to a high multiplication ratio. This effect can be seen in the case of a 250-MHz reference clock with a multiplication ratio of 5 , where the 1 random jitter is 1.74 ps compared to when a 125-MHz reference clock is used with 10, where the 1 random jitter is 1.99 ps. Fig. 18(a) is a die micrograph detailing the location of the MDLL clock multiplier in a quad SerDes block. Fig. 18(b) is another die micrograph detailing several clock multipliers used in the above mentioned 72 72 grooming switch. The performance of the MDLL is summarized in Table I .
V. CONCLUSION
We have developed an MDLL clock multiplier that combines the flexible frequency multiplication properties and low fixedpattern jitter of a phase-locked loop with the low random jitter of a DLL. By operating the delay elements of the circuit as a ring oscillator, an arbitrary frequency multiplication ratio can be achieved and fixed-pattern jitter due to delay element mismatch is eliminated. By zeroing the phase error on every input clock edge, phase error accumulation is eliminated resulting in much lower random jitter than a PLL built from identical components.
The performance of our MDLL depends on the implementation of several critical circuits. A combined phase comparator and charge pump circuit computes phase difference using narrow current pulses to reduce the fixed-pattern jitter due to phase comparator offset. A power supply regulator with greater than 20 dB of PSRR reduces jitter due to power supply noise. Also, a fast, self-resetting divide-by-counter is critical to proper initialization of the circuit. His other research work involved designing read channel circuits for hard disk drives. From 1994 to 1995, he was a mixed-signal circuit design engineer at Texas Instruments, Dallas, TX. Since 1999, he has been at Velio Communications, Inc., Milpitas, CA where he is now designing high integration clock multiplier circuits for high-speed serial links.
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